Notice: Function _load_textdomain_just_in_time was called incorrectly. Translation loading for the jetpack domain was triggered too early. This is usually an indicator for some code in the plugin or theme running too early. Translations should be loaded at the init action or later. Please see Debugging in WordPress for more information. (This message was added in version 6.7.0.) in /home/wathefty/public_html/jobs/wp-includes/functions.php on line 6114

Notice: Function _load_textdomain_just_in_time was called incorrectly. Translation loading for the rank-math domain was triggered too early. This is usually an indicator for some code in the plugin or theme running too early. Translations should be loaded at the init action or later. Please see Debugging in WordPress for more information. (This message was added in version 6.7.0.) in /home/wathefty/public_html/jobs/wp-includes/functions.php on line 6114

Notice: Function _load_textdomain_just_in_time was called incorrectly. Translation loading for the advanced-ads domain was triggered too early. This is usually an indicator for some code in the plugin or theme running too early. Translations should be loaded at the init action or later. Please see Debugging in WordPress for more information. (This message was added in version 6.7.0.) in /home/wathefty/public_html/jobs/wp-includes/functions.php on line 6114
مطلوب للعمل مهندس كهربائي بكالوريوس علوم كمبيوتر أو مهندس علوم كمبيوتر بكالوريوس علوم - وظيفتي
وظائف في الاردن

مطلوب للعمل مهندس كهربائي بكالوريوس علوم كمبيوتر أو مهندس علوم كمبيوتر بكالوريوس علوم

Functional Verification ENG

3 Must Have Skills

4-6 years of experience; Simulation and Verification : Digital simulation (Simulation), Random Pattern Generator, Formal Verification, Property Checks

Information on Client/ Project

Job Description

Functional Verification engineers are responsible to ensure the logic correctness during the development of each new product before it is being shipped to production. The role includes developing dedicated verification environments and tools, while driving a complex process of exercising the design to verify its logical correctness. These environments are developed using unique, state-of-the-art languages and tools, and advanced software engineering methodologies. Engineers will develop expertise with SoC Architecture and Micro Architecture and will be deeply involved in the process of defining new features while experiencing the work with various tools, languages and validation methodologies. you are expected to be independent, creative, with the ability to innovate new solutions and demonstrate uncompromised quality during your work. Electrical Engineer B.Sc E.E or Computer Science Engineer B.Sc C.S Proven know-how: High-level Verification Languages (HVL, e , SystemVerilog Testbench (SVTB)) and Methodology (Universal Verification Methodology (UVM)), TestPlan, Bus Functional Model (BFM), Hardware Description Language (HDL) VHDL and/or SystemVerilog, Simulation, Regression, Formal Verification (FV), Assertion Base Verification (ABV), Verification IP (VIP). UNIX/Linux environment Simulation and Verification : Digital simulation (Simulation), Random Pattern Generator, Formal Verification, Property Checks Advantage : VCS, Verdi / DVE

Specific Client Requirements

4-6 years of experience; Simulation and Verification : Digital simulation (Simulation), Random Pattern Generator, Formal Verification, Property Checks

Interested candidates are requested to send CV and Covering letter to hello@broccoli-jo.org by 15th of Feb 2022

مقالات ذات صلة

اترك تعليقاً

لن يتم نشر عنوان بريدك الإلكتروني. الحقول الإلزامية مشار إليها بـ *

زر الذهاب إلى الأعلى